

# Processor Support for NVM Programming

Andy Rudoff Intel Corporation


**NVM Summit** 

January 20th 2015













#### Where Writes are Cached






#### The Road to Persistence





## **Hiding Places**










#### Two Levels of Flushing Writes





## Flushing Writes from Caches

Instruction	Meaning
CLFLUSH addr	Cache Line Flush: Available for a long time
CLFLUSHOPT addr	Optimized Cache Line Flush: New to allow concurrency
CLWB addr	Cache Line Write Back: Leave value in cache for performance of next access
WBINVD	Heavy Hammer: used by OS to flush entire cache Privileged



## Flushing Writes from Memory Controller

Instruction	Meaning
PCOMMIT	Persistent Commit: Flush stores accepted by memory subsystem
Asynchronous DRAM Refresh	Flush outstanding writes on power failure Platform-Specific Feature








#### **NVM** Library: pmem.io

**64-bit Linux Initially** 





#### Summary

- New Instructions Emerging
  - Support the SNIA NVM Programming Model
- Stay Tuned... more to come...
  - But you probably want to use a library: <a href="http://pmem.io">http://pmem.io</a>
- Intel Architecture Instruction Set Extensions Programming Reference
  - https://software.intel.com/en-us/intel-isa-extensions





