PCIe® 6.0: A High-Performance Interconnect for Storage Networking Challenges

Library Content Type:
Publish Date: 
Tuesday, September 28, 2021
Event Name: 
Event Track:
Abstract: 

Over the past nearly three decades, PCI-SIG® has delivered a succession of industry-leading specifications that remain ahead of the curve of the increasing demand for a high-bandwidth, low-latency interconnect for compute-intensive systems in diverse market segments, including data centers, PCs and automotive applications. Each new PCI Express® (PCIe®) specification consistently delivers enhanced performance, unprecedented speeds, and low latency – doubling the data rate over previous generations. The PCIe 6.0 specification – targeted for final release in 2021 – will deliver 64 GT/s data rate (256 GB/s via x16 configuration), while maintaining backward compatibility with previous generations. In this session, attendees will learn the nuts and bolts of PCIe 6.0 architecture and how it will enable high-performance networking. Some key features of the upcoming specification include PAM4 encoding, low-latency Forward Error Correction (FEC), and backward compatibility with all previous generations of PCIe technology. This presentation will also highlight PCIe 6.0 technology use cases and the heterogenous computing applications that will be accelerated by PCIe 6.0 technology, including artificial intelligence, machine learning and deep learning. Finally, attendees will receive an update on the release timeline of the PCIe 6.0 specification later this year and rollout of the interoperability and compliance program.

  • Attendees will learn the nuts and bolts of PCIe 6.0 architecture and how it will enable high-performance networking
  • Key features of the upcoming PCIe 6.0 specification
  • PCIe 6.0 technololgy use cases and the heterogenous computing applications that will be accelerated by PCIe 6.0

Watch video: