

What You can Do with NVDIMMs

Rob Peglar
President, Advanced Computation and Storage LLC

A Fundamental Change Requires An Ecosystem 2

HARDWARE









mware ORACLE

- Windows Server 2016
- Windows 10 Pro for Workstations
- Linux Kernel 4.2 and later
- VMware, Oracle, SAP HANA early enablement programs













- Multiple vendors shipping NVDIMMs
- SNIA NVDIMM Special Interest Group (formed Jan' 14)
- Successful demonstrations of interoperability among vendors







- |EDEC |ESD245B.01: Byte Addressable Energy Backed Interface (released Jul'17)
- JEDEC JESD248A: NVDIMM-N Design Standard (released Mar'18)
- SNIA NVM Programming Model (v1.2 released Jun'17)
- unfit ACPI NVDIMM Firmware Interface Table (v6.2 released May'17)













- All major OEMs shipping platforms with **NVDIMM** support
- Requires hardware and BIOS mods

JEDEC-Defined NVDIMM Types



NVDIMM-N DRAM CNILLE DRAM


- Host has direct access to DRAM
- NAND flash is only used for backup
- Capacity = DRAM (10's 100's GB)
- Latency = DRAM (10's of nanoseconds)
- Endurance = DRAM (effectively infinite)
- No impact to memory bus performance
- Low cost controller can be implemented
- Specifications completed and released
- Ecosystem moving into mature stage





NVDIMM Types Are Complementary, Not Competing

NVDIMM-P



Host is decoupled from the media (agnostic to PM type)
New protocol to "hide" non-deterministic access
Capacity = PM (100's GB+)

Latency = PM (>> 10's of nanoseconds)

Endurance = PM (finite)

Likely to impact memory bus performance Complex controller & buffer scheme likely required Specifications still under definition (2H'19 release?) No ecosystem yet, likely DDR5 timeframe



NVDIMM Target Application Areas









Storage



Virtualization



Big Data



Cloud Computing/ IoT



Artificial Intelligence

USE CASES

Log Acceleration
In-Memory Commit

Filesystems
Fast Caching
SSD Wear-Out

Higher VM Consolidation
More Virtual Users/System

Fast IOPs Workloads
In-Memory Processing

Byte-Level Data Processing Metadata Store

Low Latency Look-Up & Processing

The same factors driving NAND Flash adoption apply to NVDIMMs: IOPS, Latency, Performance NVDIMM addressing is exactly like DRAM




PMEM and NVDIMM-P

Wendy Elsasser
Distinguished Engineer, Arm

PMEM potential and options




- Database applications
 - Journaling, efficient logging
- → HPC
 - Faster checkpointing
- Big Data
 - Dense memory, higher performance
- Scale-out storage
 - Meta-data storage, write buffering, caching
- Multi-tenant, cloud services
 - DRAM + PMEM for low cost, high capacity



A wide variety of technologies with varied characteristics

Leveraging the DDR bus







- Re-use DDR bus,
 - Share command/address, data pins
- Add feedback channel
 - Enable non-deterministic timing
- Extended address for higher capacity
 - Up to 8TB per rank currently
- New Opcodes
 - Media agnostic interface
- Meta-data sent on 'ECC' bus
 - Enable flow control
 - Guarantee transmission, data valid
 - Support out of order responses

Adding non-determinism DDR







NVDIMM-P meta-data



- Transferred with write data and returned with read data
 - ECC to verify correct transmission
 - Poison flag
 - User defined meta-data

Returned with read data

- Read ID to enable out of order completion
 - > 8-bits for DDR4, 10-bits for DDR5 currently
 - Host matches to Read ID sent with command
- Write credits to ensure write buffers don't overflow
 - > Separate credits for write and persistent write commands




PERSISTENT MEMORY SUMMI

Write commands and persistence

Managing a point of persistency (Pop)

XWRITE	• Indefinitely buffered on-DIMM in volatile media
PWRITE	 Will ultimately be committed to NV media Setting optional 'Persist' flag forces push to NV media Enables smaller granularity persist ops Optionally colored with a Write-Group-ID (WGID)
FLUSH	 Previous XWRITE, PWRITE data pushed to NV media Attributes identify target for optional optimization PWRITEs with a specified WGID, all-PWRITEs, all-PWRITEs and all XWRITEs Final FLUSH sequence defined for power-fail event

Push to NVM Latency



Sub-us latency (media dependent) with smaller persist operations for all media bandwidths

Correlating industry terms




System Behavior	Energy Backed NVDIMM-P	Non-Energy Backed NVDIMM-P
Push to point of persistency	XWRITE and PWRITE (persistent write) data successfully transmitted across DIMM boundary. - Memory store potentially buffered in energy backed domain on DIMM	Sama as Enorgy
"Deep FLUSH" - Defined by SNIA NVM programming model - Push to most reliable	Leverages NVDIMM-P commands: 1) PWRITE (Persist=1) 2) FLUSH	Same as Energy Backed "Deep FLUSH" Case
persistent domain available to SW	Persistent memory store pushed to the NV media - DIMM returns completion flag	

NVDIMM-P protocol supports both point of persistency and "Deep FLUSH" concepts regardless of energy backing source

NVDIMM-P persist operation



- Host notified when persist operation completed
 - PWRITE(Persist = 1) or FLUSH command
- Optional small-granularity persistence with WGID
 - WGID management tracks pending and completed persist status
- Final FLUSH for power-fail event



What's next



- Emerging NVM redefining the memory sub-system
 - Transformative capacity
 - Directly addressable persistent memory
- Persistent capability required across power-fail events
 - Linux PMEM drivers and ISA support currently available
 - NVDIMM-P natively supports persistence
- JEDEC actively defining NVDIMM-P protocol for standardized solution
 - Core items have been balloted to enable IP development
 - Will continue to flush out details to finalize v1.0 specification
 - Aligning firmware definition to be similar to BAEBI
 - Become more active in JEDEC for more details and to help steer the future!