




SNIA

# PERSISTENT MEMORY + SUMMIT 2021 COMPUTATIONAL STORAGE

FROM DATACENTER TO EDGE : VIRTUAL EVENT  
APRIL 21-22, 2021





## Future of Persistent Memory, DRAM and SSD Form Factors Aligned with New System Architectures

Arthur Sainio

Director, Product Marketing, SMART Modular Technologies

# Large Datasets Need Memory that Scales




Processor memory and I/O technologies ...


... are being stretched to their limits

More than 2X digital data will be created over the next five years compared to the combined amount since the advent of digital storage  
(Source; IDC, Mar 2020)

# Memory and Accelerator Alignment with Fabrics




# Form Factor Migration



# Performance

Direct attached  
(Parallel Bus)  
100's of GB



DIMM

NVDIMM-N, NVDIMM-P  
(Persistent)

Serial attached  
and PCIe attached  
100's of GB to TB's




E1.S (x4)



E1.S (x8)



E3.S (x16)



PCIe AIC (x16)



OpenCAPI  
DDIMM

Network Attached  
TB's to PB's



ZMM

	DDR DIMM	E1.S 1C (x4)	E1.S 2C (x8)	E3.S   AIC (x16)	E3 with x8 (2C)	Across network
Current Generation *	DDR4@3200 25.6GB/s	PCIe-Gen4-x4 7.8GB/s	PCIe-Gen4-x8 15.7GB/s	PCIe-Gen4-x16 31.5GB/s	OMI 25.6 GB/s 8 lanes	RDMA (Fabric and work load dependent)
Future Generation **	DDR5@4800 63.0GB/s	PCIe-Gen5-x4 15.7GB/s	PCIe-Gen5-x8 31.5GB/s	PCIe-Gen5-x16 63.0GB/s	DDR5 DDIMM (TBD) GB/s	Gen-Z, NVMe-oF (TBD)

\* Source(s): [https://en.wikipedia.org/wiki/PCI\\_Express#History\\_and\\_revisions](https://en.wikipedia.org/wiki/PCI_Express#History_and_revisions)  
[https://en.wikipedia.org/wiki/DDR4\\_SDRAM#JEDEC\\_standard\\_DDR4\\_module](https://en.wikipedia.org/wiki/DDR4_SDRAM#JEDEC_standard_DDR4_module)  
<https://www.smartm.com/media/press-releases/smart-modular-to-showcase-its-ddr4-differential-dimm-at-the-flash-memory-summit>


\*\* Source(s): <https://www.tomshardware.com/news/ddr5-6400-ram-benchmarks-major-performance-gains-ddr4>

# Latency

Direct attached  
(Parallel Bus)  
100's of GB



DIMM



NVDIMM-N, NVDIMM-P




<100ns

Serial attached  
and PCIe attached  
100's of GB to TB's




DDIMM  
(40ns latency)



E1.S



XMM, NV-XMM



Cache  
Coherent  
AIC




<350ns

Network Attached  
TB's to PB's




ZMM



<800ns

# Form Factors

Direct attached  
(Parallel Bus)  
100's of GB



DIMM



NVDIMM-N, NVDIMM-P

Serial attached  
and PCIe attached  
100's of GB to TB's



E1.S (x4)



E1.S (x8)



E3.S (x16)



E3.S (x8)

Network Attached  
TB's to PB's




	DDR4 DIMM	E1.S with x4 (1C)	E1.S with x8 (2C)	E3.S with x16 (4C)	E3 with x8 (2C)	Network Card
Pins	288 pins (64 data, 87 sideband, rest power)	56 pins (16 diff-data, 16 sideband, 24 power)	84 pins (32 diff-data, 18 sideband, 34 power)	140 pins (64 diff-data, 24 sideband, 52 power)	84 pins (32 diff-data, 18 sideband, 34 power)	Media and protocol specific
Connector (LxW)	142.0mm x 6.5mm	23.8mm x 6.0mm	35.6mm x 6.0mm	57.0mm x 6.0mm	35.6mm x 6.0mm	SFP/QSFP/...
Power	Input voltage=1.2V VPP 2.5	Input voltage 12V Vaux 3.3 (optional)	Input voltage 12V Vaux 3.3 (optional)	Input voltage 12V Vaux=3.3 (optional)	Input voltage 12V	Vendor specific

# Bandwidth

## Current Generation configuration


Dual socket server with **64 core CPU** and  
12 x **DDR4** channels populated with 128GB DDR4  
DIMMs in 2 DIMMs/Channel



- Total Memory = 3TB per server
- Theoretical maximum bandwidth of 614GB/s
- Bandwidth per core = 4.79GB/s

## Future Generation configuration – 2022


Dual socket server with **96 core CPU** and  
12 x **DDR5** channels populated with 128GB DDR5  
DIMMs in 2 DIMMs/Channel



- Total Memory = 3TB (DDR5) + **2TB (CXL)** per server
- Theoretical maximum bandwidth of 768GB/s (DDR5)+ 252GB/s (CXL)
- Bandwidth per core = 5.3GB/s (**higher even with more CPU cores**)




# E1.S and E1.L for Memory Acceleration and Expansion




Feature	Description
Host Interface	<ul style="list-style-type: none"> <li>Data: PCIe x4,x8</li> <li>Sideband: SMBus (I2C)</li> <li>Wake-up, Low-power (PWRDIS), ...</li> </ul>
Memory	64-128GB with DDR4 or DDR5
Protocols	NVMe, CXL, CCIX, Gen-Z
Power	<ul style="list-style-type: none"> <li>Multiple profiles from 12,16, 20, 25W</li> <li>Completely bus powered: 12V (main), 3.3V Aux</li> <li>Supports low power modes (CLKREQ#, PWRDIS signaling)</li> </ul>
Targeted Use Cases	Targeted for 1U Servers <ul style="list-style-type: none"> <li>16 – 32 Slots per 1U Server</li> <li>Improves performance by offloading fixed functions like encryption, compression or Key-Value semantics to Memory modules.</li> </ul>
Memory Acceleration and Expansion	

# E3.S and E3.L for Memory Expansion



Feature	Description
Host Interface	<ul style="list-style-type: none"> <li>Data: PCIe x16</li> <li>Sideband: SMBus (I2C)</li> <li>Wake-up, Low-power (PWRDIS), ...</li> </ul>
Memory	<p>Up to 256GB with DDR4 or DDR5</p> <p>* Non-volatile persistent memory feature could be support on this form-factor using back-up and restore functionality like in NVDIMM-N.</p>
Protocols	NVMe, CXL, CCIX, Gen-Z
Power	<ul style="list-style-type: none"> <li>2 profiles 25W (thin) and 40W (thick)</li> <li>Bus powered: 12V (main), 3.3V Aux</li> <li>Supports low power modes (CLKREQ#, PWRDIS signaling)</li> </ul>
Targeted Use Cases	Targeted for 2U Server
Memory Expansion	Enables 4TB – 8 TB of Memory expansion with 16 E3.S modules in single 2U server, achieving better throughput than direct attached DDR4 DIMM.

# OpenCAPI High Bandwidth Memory - DDIMM



Feature	Description
Host Interface	<ul style="list-style-type: none"><li>• OpenCAPI</li></ul>
Memory	<ul style="list-style-type: none"><li>• Up to 256GB</li></ul>
Protocols	<ul style="list-style-type: none"><li>• OMI – Open Memory Interface</li><li>• The memory bus is defined with one read port and one write port per channel, each having eight unidirectional differential lanes</li></ul>
Performance	<ul style="list-style-type: none"><li>• DDR4-3200</li><li>• Latency 40ns</li><li>• Data throughput rate of 25.6GB/s with 8 lanes</li><li>• The DDIMM/OMI approach delivers up to 4TB of memory on a server at about 320GB/second or 512GB at up to 650GB/s sustained rates.</li></ul>
Targeted Use Cases	<ul style="list-style-type: none"><li>• Targeted for servers</li><li>• High bandwidth, low latency serial connection for memory, accelerators, network, storage, and other devices like ASICs</li></ul>


# NVDIMM for Persistent Memory

## Key Features of DDR4 and DDR5 NVDIMM-N

- Operation like DRAM
- Fast recovery from system power loss
- Software overhead can be eliminated

JEDEC


SNIA



Backup Power

Feature	Description
Host Interface	• DDR
Memory	• DDR4 16GB, 32GB • DDR5 32GB, 64GB
Protocol	• JEDEC Compliant DDR4 / DDR5
Features	• Throughput of 25.6GB/s (DDR4) • Latency ~20ns • AES 256 bit Encryption
Targeted Use Cases	• All Flash Arrays, Storage Servers, HPC, AI Training Servers • Needed for very low latency tiering, caching, write buffering, metadata storage, checkpointing • Needed for AI/ML algorithm processing

# CXL-based NVDIMM (NV-XMM)




High-speed DRAM with built-in back-up power to back-up data to on-module Flash during power loss.

Source: Modified from PIRL 2019, "Accelerate Everything", Stephen Bates, Eideticom

# Conclusions

Future of Persistent Memory, DRAM and SSD Form Factors



# Thank you

Please visit [snia.org/pm-summit](https://snia.org/pm-summit) for presentations

