Enterprise Storage RAS augmented by native Intel Platform Storage Extensions (PSE)

Tanveer Alam
Intel Corporation
Objective

A successfully managed, RAS (Reliability, Availability, Service-ability) capable enterprise and cloud storage system, are the keys to building a highly predictable and resilient storage strategy for any enterprise or mid-sized business. However, to implement this strategy, it takes the right hardware and software building blocks. Intel® Xeon® Processor based processors comprise of some of the key fundamental hardware technology extensions that enables enhanced storage system resiliency when used in combination with other higher domain hardware or software such as RAID6 and other compatible scalable redundancy solutions. Two of the most salient Intel Platform Storage Extensions (PSE) include PCIe based Intel Non-Transparent Bridge (NTB) and Intel Asynchronous DRAM Refresh (ADR), Intel® QuickData technology natively built into the Intel Xeon processors.
Agenda

- RAS Practical Definitions and Overview
- RAS Enabling Framework
- RAS Features for Storage
- Intel Platform Storage Extension (PSE) technologies augmenting system RAS:
  - Non-transparent Bridge (NTB)
  - Asynchronous DRAM Refresh (ADR)
  - Intel® QuickData Technology (chipset DMA acceleration)
- RAS System Visibility
- Final Thoughts
What is RAS? – Practical definitions

RAS** = Reliability, Availability, Service-ability:
99.999% UPTIME (Five Nines Reliability)

- Reliability = Engineering/Architectural Decision
  - Error Detection and Self-Healing
  - Minimizes outage
  - Correct certain bits (therefore data) at all times

- Availability = Keep running despite problems
  - Reduce frequency and duration of outages
  - Self-Diagnosing, Self-healing (auto-workaround problems)
  - 24/7 operation – business never stops or slows down

- Serviceability = Minimized outage/downtime
  - Avoid redundant failures and provide accurate failure diagnostics
  - Concurrent repair (heal) of higher failure items
  - Easy repair/replace/upgrade.

**Some excerpts from https://lenovopress.com/lp0554-lenovo-x6-server-ras-features
## RAS: One Size Doesn’t Fit All

### Cloud vs. HPC

<table>
<thead>
<tr>
<th>Feature</th>
<th>Cloud</th>
<th>HPC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Need Fault Handling</td>
<td>Need Fault Handling</td>
<td>Needs fault handling</td>
</tr>
<tr>
<td>Check pointing is not used</td>
<td>Check pointing heavily used</td>
<td></td>
</tr>
<tr>
<td>Apps can tolerate single system failure</td>
<td>Apps can not tolerate single system failure</td>
<td></td>
</tr>
<tr>
<td>Fault mgmt. for improving TCO</td>
<td>Fault mgmt. for improving Uptime</td>
<td></td>
</tr>
<tr>
<td>Ex: Automated techniques to identify failed DIMM</td>
<td>Ex: HW/FW based self-healing</td>
<td></td>
</tr>
</tbody>
</table>

Different applications may require different RAS features
RAS Needed in Mission Critical Systems

How to prevent /minimize downtime


Mission Critical Systems Require Advanced RAS features
RAS Needed in Mission Critical Systems

Sources of service disruption

<table>
<thead>
<tr>
<th>HW Fault Types</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Soft Errors</td>
<td>High energy particle strike in caches and memory</td>
</tr>
<tr>
<td>Transient Errors</td>
<td>Electrical noise induced faults in links</td>
</tr>
<tr>
<td>Stuck-at Faults</td>
<td>Degradation of single memory cell, single lane on a link</td>
</tr>
<tr>
<td>Hard Failure</td>
<td>Failure of entire device (DRAM, memory Buffer, CPU)</td>
</tr>
</tbody>
</table>

References:
RAS Enabling Framework

Fault Handling (Four Pillars of RAS)

Fault Tolerance
1. Avoidance 2. Detection 3. Correction
   - Fault Recovery at App Layer
   - Fault Recovery Through OS
   - Fault Correction Through FW

Fault Management
4. Reconfiguration
   - OS-based Fault Management
   - FW-based Fault Management

System Stack
- Application
- OS/VMM
- FW (OEM/IBV/BMC)

Error Signaling/Polling

FW (Intel)
- HW (e.g., CPU, Memory)

Error Logging Through HW
- E.g., Failed DIMM Isolation

Hardware Fault Handling Throughout the Entire System (HW+SW+FW)

System Reliability: Extending the Uptime
Diagnosability/Serviceability: Minimizing Downtime
RAS: Storage Systems

Sources of Service Disruption

Application/Software responsible for 40% of Storage Server Failures

Source: Gartner 10/2011
General RAS Features for Storage

- RAID – Storage Array Controllers (RAID – mirroring, striping, parity – Data Protection, Redundancy and Failover)
- ECC – Error Correcting Code implementation (Memory and In-flight data protection)
- Memory Scrubbing (Memory protection – prevents, corrects multi bit failures over time)
- DIMM sparing (Dynamic backup and Failover)
- Thermal Overload – prevention and mitigation
- Security Features
RAS for Storage with NTB, ADR + Intel® QuickData Technology

- **NTB = Non-Transparent Bridge**
  - Dynamic memory data redundancy, failover, protection and security. Two or more nodes having mirror copies of the data yet blind to each other.

- **ADR = Asynchronous DRAM Refresh**
  - Native sudden power failure or link loss protection including in-flight data. Data is protected in self-refreshed DRAM and/or copied to non-volatile storage (NVRAM, SSD or HDD) at the conclusion of the cycle.

- **Intel® QuickData Technology**
  - Allows rapid DMA of mirrored or lockstepped memory locations and NTB/PCIe endpoints across nodes without processor interrupts.
Intel Server/Storage RAS Feature Summary

System Reliability (Fault Tolerance)
- ECC, Cache corruption containment
- DRAM/Memory CMD/ADDR parity, Rank sparing, mirroring
- Intel® UPI CRC, link data retry
- PCI Express link retrain, CRC checking, ECRC
- Virtual partitioning

System Serviceability/Diagnosability (Fault Management)
- Error Reporting, BIST, MCA Bank Error Reporting etc.
- DDR4 CRC, Memory corrected error reporting
- PCI Express “stop and scream”, card hotplug/hotswap
- Failed DIMM isolation, enhance SMM, error injection capability

Color Key:
- CPU
- Memory
- Intel® UPI
- PCIe
- System
## RAS Areas Covered

<table>
<thead>
<tr>
<th>NTB + Intel® QuickData and ADR Enhancements in RAS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Snapshots</td>
</tr>
<tr>
<td>Data Locality</td>
</tr>
<tr>
<td>Cloning/Mirroring</td>
</tr>
<tr>
<td>Data Tiering</td>
</tr>
<tr>
<td>Data Availability</td>
</tr>
<tr>
<td>Quality of Service (QoS)</td>
</tr>
<tr>
<td>Resilience</td>
</tr>
<tr>
<td>Compression</td>
</tr>
<tr>
<td>Erasure Coding</td>
</tr>
<tr>
<td>Deduplication</td>
</tr>
</tbody>
</table>
RAS Enhancements for Storage with NTB

- **PCIe NTB – Non-Transparent Bridge Operation – Typical Storage Use Case:**
  - Direct PCIe connection to another node over internal backplane for ideal redundancy and failover.
  - High bandwidth instant data interlink (via PCIe 3.0)
  - Maintain outstanding Quality of Service (QoS) for uninterrupted critical transaction with multi-node failover configuration.
  - Supports PCIe (3.0) Dual Cast**- Maximizes memory channel bandwidth with the capability to perform a single write transaction to two targets with PCIe dual-cast
  - Allows host input/output controller (IOC) to write data directly to PCIe NTB and local memory

** PCIe 3.0 dual-cast are available on select processors and platforms. See datasheet for details.
RAS Enhancements Storage with NTB

- NTB – Non-Transparent Bridge Operation opens high-bandwidth window into a remote duplicate storage node (redundancy and failover)

**Image:**

- NTB – Non-Transparent Bridge Operation opens high-bandwidth window into a remote duplicate storage node (redundancy and failover)

- “Window” is open to Remote Controller’s memory

- BARs define Base, Size, and Limit of aperture
- BARs claim transactions and forward to peer
- Translate Registers define where transactions land in peer’s memory

**Diagram:**

- **NTB Allows Fast Redundancy Over the PCIe NTB Port**

2016 Storage Developer Conference. © Intel Corporation. All Rights Reserved.
RAS Enhancements Storage with NTB

- **NTB – Non-Transparent Bridge Operation – Typical Storage Use Case**
  - Direct memory access (DMA) to remote mirrored node (redundancy and failover)

Typical Enterprise/Storage Use Case Data Flow

- System A
  - CPU
  - PCIe
  - NIC
  - Intel QuickData
  - Intel PCH
  - NTB

- System B
  - CPU
  - Cores
  - NIC
  - PCIe
  - Intel QuickData
  - Intel PCH
  - NTB

Bandwidth up to 16GBs*

*available on 5th Generation Intel® Xeon® Processor based platforms+
Why Do I need NTB in a storage system?

Problem: Need for fast backup node with real-time data mirroring.

<table>
<thead>
<tr>
<th>Solution</th>
<th>Implementation</th>
<th>Cost</th>
</tr>
</thead>
<tbody>
<tr>
<td>Off-site/remote backup</td>
<td>Copy and duplicate all data to off-site or remote backup site.</td>
<td>High (Capital Equipment)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>High (Network Bandwidth)</td>
</tr>
<tr>
<td>Non-Transparent Bridge (NTB)</td>
<td>Data is backed up seamlessly via fast PCIe interface without need to for any CPU computing resources over NTB link.</td>
<td>Low (built-in)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>No network bandwidth required.</td>
</tr>
</tbody>
</table>
Asynchronous DRAM Refresh (ADR)

- In the event of sudden power failure, ADR preserves key data in the battery backed DRAM or NVRAM.
- Example ADR sequence looks like the following:
  - Force flush transient data from protected ‘write buffers’ in the processor
  - Flush out to the battery DIMMs
  - Place DIMMs in battery backed self-refresh
  - DIMM content can be preserved by a backup battery or copying DIMM content to Flash or using a NVRAM.
ADR in Action

Sudden Power Failure

Pending Requests

STOP

Enterprise Storage System Instance

Power Restored

2016 Storage Developer Conference. © Intel Corporation. All Rights Reserved.
Why do I need ADR in a storage system?

Problem: Sudden Loss of AC Power, all transient data is lost.

<table>
<thead>
<tr>
<th>Solution</th>
<th>Implementation</th>
<th>Cost</th>
</tr>
</thead>
<tbody>
<tr>
<td>Uninterrupted Power Supply (UPS)</td>
<td>In case of power failure – continuous, always on power for a limited period of time.</td>
<td>High</td>
</tr>
<tr>
<td>Remote Duplication/Off-site backup</td>
<td>Use real-time failover mechanisms that duplicate transient data real-time and transfer to a remote site for redundancy.</td>
<td>High</td>
</tr>
<tr>
<td><strong>Asynchronous DRAM Refresh (ADR)</strong></td>
<td>In the event of sudden power failure, all transient and in-flight data in local buffers is stored in battery backed memory or to persistent flash device.</td>
<td>Low (built-in)</td>
</tr>
</tbody>
</table>
High Speed Inter and Intra-node DMA Hardware Assist (Intel® QuickData Technology)

- Intel® QuickData Technology enables fast mirroring and lockstep of multi nodal systems and memory by concurrently duplicating data between primary and backup/failover nodes using a dedicated chipset hardware DMA engine while the processor continues to run other critical tasks.

- Intel® QuickData technology can work in conjunction with PCIe NTB (non-transparent bridge) to rapidly duplicate or mirror critical memory space regions.
Intel® QuickData Technology Descriptors

Software creates "chain" of descriptors describing:

- source
- destination
- operation

Submit Descriptors to a channel of Intel® QuickData Technology

Intel® QuickData Technology Channel completes it with no CPU intervention.

status update on the final memory write/interrupt

<table>
<thead>
<tr>
<th>Desc1</th>
<th>Desc2</th>
<th>Desc3-4</th>
<th>Desc5-6</th>
<th>Desc7</th>
<th>...</th>
</tr>
</thead>
<tbody>
<tr>
<td>DMA</td>
<td>FILL</td>
<td>DMA-DIF</td>
<td>DMA</td>
<td>NULL</td>
<td></td>
</tr>
</tbody>
</table>
PCIe dual-casting allows simultaneous writes to DRAM and a secondary mirrored system over NTB.
Why Do I Need Intel® QuickData Technology?

Problem: Need to move **large amounts of data concurrently** to many nodes (and memory) at once **without interrupting the processor cores**.

<table>
<thead>
<tr>
<th>Solution</th>
<th>Implementation</th>
<th>Cost</th>
</tr>
</thead>
<tbody>
<tr>
<td>Use CPU for data movement</td>
<td>Processor uses its resources to perform numerous calculations in order to move large data constantly between PCIe, I/O and Memory.</td>
<td><strong>High</strong> (Very CPU resource intensive)</td>
</tr>
<tr>
<td><strong>Intel® QuickData Technology</strong></td>
<td>Intel QuickData technology moves data directly to/from memory and I/O devices offloading CPU resources completely. Also implements comprehensive RAS features like DIF and CRC error checking for data in-flight.</td>
<td><strong>Low</strong> (CPU not used)</td>
</tr>
</tbody>
</table>
RAS System Visibility

- **Processor**
  - Machine Check Architecture (Error Logging Registers)
    - IERR
    - MCERR

- **Platform Controller Hub (PCH)**
  - Memory Error Corrections
    - Parity
    - Scrubbing
    - SDDC
  - Advanced Error Reporting (AER) – e.g. PCI Express
    - ERR0
    - ERR1
    - ERR2
  - End-to-End CRC (ECRC)

- **Thermal Monitoring, Mitigation and Status**
Final thoughts on Storage RAS

- RAS features both at the platform as well as the system level are expanding rapidly with every generation. More granular visibility is being added into the systems in the next gen.

- Storage specific RAS features are also getting more expansive and granular over time – providing even more detailed look at the system level fault detection, recovery and prevention.

- With the growth of cloud storage and software defined storage – higher level RAS features for storage are becoming more predictive, preventative and self-healing in nature covering the entirety of the networked storage system.

- Intel’s Platform Storage Extension (PSE) technologies have evolved significantly over time and remain the key drivers for providing comprehensive storage RAS features on Intel storage platforms.