



Flash Memory Summit

FPGA Attached Persistent Memory

Accelerating Applications Cost-effectively through Coherency to meet *Fast & Predictable* Data needs

Sean In
Intel Corporation





Flash Memory Summit

Legal Notices and Disclaimers

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No product or component can be absolutely secure. Check with your system manufacturer or retailer or learn more at intel.com.

Intel, the Intel logo, Optane, Xeon, and Agilex are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.

©2019 Intel Corporation





Introduction: Towards the Fast & *Predictable* Data

Then: Traditional and Big Data

- ❑ NAND Flash, SSD Controller, SSD, AFA Storage Systems
- ❑ DRAM: DDRx, HBMx, LPDDRx, GDDRx

Plus...

Now: Fast Data towards *Predictable* Data

- ❑ Persistent Memory, FPGA (Acceleration /Computation), Coherent & non-Coherent attached Memory & Storage product solutions



Critical Inflection Point based on Unpredictability & Complexity

- ❑ Traditional Data, Big Data, and Fast & *Predictable* Data
 - ❑ New emergence of applications, use cases, and workloads (Enterprise/Cloud WLS vs AIML WLS)
 - ❑ Deterministic transactions
 - ❑ Compute, Storage, vs Memory-centric
 - ❑ Storage vs Memory Semantics
- 
- ❑ Heterogeneous Architecture (CPU, GPU, FPGA, ASIC)
 - ❑ Interconnects (PCIe, CXL, CCIX, OpenCAPI)
 - ❑ Volatile Memory (DDR, HBM, GDDR, LPDDR, SRAM)
 - ❑ NAND Flash/ Storage (3D NAND, SLC/MLC/TLC/QLC, Low Latency NAND)
 - ❑ Persistent Memory (Optane, PCM, MRAM, ReRAM, FRAM, etc)
 - ❑ Form Factors: Components, SiP, DIMM, SSD, Embedded, EDSFF




Addressing the Needs of Fast and Predictable Data

- ❑ Ever Increasing new types of Workloads
- ❑ Classification/ Recognition -> Prediction/ Decision
- ❑ Small, Random, Read
- ❑ Memory semantics
- ❑ Acceleration of Workloads (FPGA)
- ❑ Memory Hierarchy
- ❑ New types of Memory (Persistent Memory)
- ❑ Cache Coherency (Coherent Interconnect) / Standalone PCIe Interconnect

Not just about individual ingredients but
Product as Solution to address Fast Data Needs



Benefits of FPGA; Addressing the needs for Complex Workloads




Flexibility

FPGA functionality can change upon every power-up of the device



Acceleration

TTM & Acceleration (Compression, Dedup, Classification, Encryption, etc)



Integration

on-die processors, transceiver I/O's, RAM blocks, DSP engines, and **Different Memory hierarchies**




TCO

Benefits on NRE, Design cycles, Manufacturing cycles, etc






Memory Hierarchy for FPGA; Addressing Different Usage Needs





FPGA + Persistent Memory (PMEM) for Fast & Predictable Data needs



	FPGA+ PMEM	Values
Media	Persistent Memory (i.e. Optane)	Memory access with persistency
Memory I/O	DDR I/O	Higher I/O pin speed
I/F	PCIe, Coherent I/F (i.e. CXL or others)	Coherent attached
Capacity	FlexScale (small to large capacities)	Capacity Scaling
FF	AIC + DDR DIMM slot, On-board	FF Flexibility
Latency	Low	Transaction commit
BW	High	Performance


With FPGA Acceleration!









FPGA + PMEM Value Proposition

Addressing Fast and Big Data needs through Accelerated Coherent Memory Expansion





Coherent FPGA + PMEM Enables Variety of Use Cases




High level concept use cases





Data Acceleration through minimal data movement & Memory semantics





High level concept use cases

- 1 Minimize Data Movement from Storage to Memory through maximizing DRAM footprint - best performance for high SLA workloads
- 2 Dramatically increase over memory footprint and reduce Storage footprint
- 3 Smart caching Option to HBM for high bandwidth
- 4 Acceleration Functions – compression, encryption, query acceleration, others



Intelligence Edge Metadata DB





FPGA + Persistent Memory

CPU <-> Coherent / PCIe IF <-> FPGA <-> Persistent Memory

- ❑ Unique Competitive **Solution** to address Big, **Fast** and **Predictable** Data needs
- ❑ Workload offload to FPGA for **Acceleration**
- ❑ Memory Semantics
- ❑ **Low** Memory **latency access** at **high BW** throughput
- ❑ Leverage on different **Memory Hierarchy**
- ❑ **Deterministic** high **transaction** per second
- ❑ **Coherent** and non-coherent Persistent Memory options (through Coherent Interconnect or PCIe)
- ❑ **Cost effective & Flexible** capacity and performance scale-out model



Flash Memory Summit

Thank you

sean.in@intel.com

Please attend other Intel sessions
&
Intel Keynote on August 7th @ 11AM