#### 

Architectures, Solutions, and Community VIRTUAL EVENT, APRIL 11-12, 2023

## CXL 3.x and beyond: Converged Fabric for Heterogeneous Architectures

Presented by

Shreyas Shah – Cofounder and CTO, Elastics.cloud



#### Agenda

- Data growth and need for heterogeneous architectures
- Compute Express Link (CXL) introduction
- Heterogeneous architectures with CXL
- Elastics.cloud mission
  - Elastics.cloud's Next Gen Architectures
- CXL Switch use cases
- Applications on current FPGA platform
- Summary and next steps



## Data Growth and Heterogeneous Architectures



# Growth in big data requires additional computing & memory resources

	Processing
• • •	CPUs GPUs AI ASICs Smart NICs
	Storage
•	Smart SSDs Smart Memory

• Ethernet  $100 \text{ GE} \rightarrow 400 \text{ GE} \rightarrow 800 \text{ GE}$  $\rightarrow 1.6\text{ T} \rightarrow 3.2\text{ T} \rightarrow 6.4\text{ T}$ 



## Compute Express Link (CXL) Introduction



- CXL (Compute Express Link) is a protocol to connect accelerators, memory and devices to processor
- Reduce TCO, increased performance, layered on top of PCIe electrical
- Lower latency and higher bandwidth
- No ordering maintained like PCIe
- Common address map across all the devices – removes the CPU as a central processing in server architectures – helps with heterogeneous architectures



#### CXL Feature Introduction

Features	CXL 1.0/1.1	CXL 2.0	CXL 3.x
Release date	2019	2020	2023
Max link rate	32GTs	32GTs	64GTs
Flit 68 byte (up to 32 GTs)	$\checkmark$	$\checkmark$	$\checkmark$
Flit 256 byte (up to 64 GTs)			$\checkmark$
Type 1, Type 2 and Type 3 Devices	$\checkmark$	$\checkmark$	$\checkmark$
Memory Pooling w/ MLDs		$\checkmark$	$\checkmark$
Global Persistent Flush		$\checkmark$	$\checkmark$
CXL Integrity and Data Encryption (IDE)		$\checkmark$	$\checkmark$
Switching (Single-level)		$\checkmark$	$\checkmark$
Switching (Multi-level)			$\checkmark$
Direct memory access for peer-to-peer			$\checkmark$
Enhanced coherency (256 byte flit)			$\checkmark$
Memory sharing (256 byte flit)			$\checkmark$
Multiple Type 1/Type 2 devices per root port			✓
Fabric capabilities (256 byte flit)			$\checkmark$

- CXL 1.0/1.1 introduction to CXL technology in market
- CXL2.0 supports switching
- CXL3.x composability and sharing of components for heterogeneous architectures





#### Heterogeneous Architectures with CXL

## Elastics.cloud Mission

Leveraging the Compute Express Link (CXL) interconnect to deliver new composable, heterogeneous architectures

#### Future Rack-Scale Architecture



Composable set of pooled, shared and disaggregated compute, network, memory, & storage resources

- Improved utilization of components
- Flexibility to right-size resources to match workloads
- Component expansion with highspeed, low-latency interconnect
- Multi-host, shared component enablement
- Intelligent buffering and traffic management
- Software-managed orchestration

Applications: Microservices, containers, server storage, virtual networks, NOS, programmable silicon



Low-latency, distributed control, converged switch fabric for heterogeneous architectures

Hardware attributes exposed to provisioning management layer



CXL based components intelligently composed with software orchestration to optimize performance and TCO

7

## Elastics.cloud's Next Gen Architectures

Intelligent, highly performant switching at the intersection of compute, memory, storage, and networking

#### Industry Challenges



- Siloed servers in data centers due to unique memory requirement per application
- Underutilized CPU cores due to number of memory controllers on CPU socket
- Stranded memory, accelerators, processors, storage, and other server resources

#### Elastics.cloud's Solution



## Memory and Resource Expansion And Pooling Use Cases



- SSoC enables pooling of any resource type
- Disaggregation and pooling allow dynamic composition of server resources for a given workload
- Multiple hosts can share resources from resource pools



## Applications on Current FPGA Platform

#### Redis Labs



#### RocksDB



- In-memory databases benefit from CXL-based architecture
  - Redis Labs
  - RocksDB
- Datasets increase in size, swap from SSD to CXL - 20%to 90%
- Performance difference gets higher as more memory moves from CPU to CXL



#### Summary and Next Steps

- CXL is widely accepted as interconnect of choice for all server components
- CXL is a true converged fabric connecting CPU, GPUs, AI ASICs, storage, NICs
- CXL evolution from 1.1 to 3.x
  - Backward compatibility with PCIe electricals
  - CXL3.x has necessary features for resource sharing across multiple servers, reducing TCO at scale
- Composable architectures require CXL
  - CXL enables low-latency interconnect across heterogeneous components
  - Ensures connectivity of server resources within rack and rack-to-rack
- For more information, contact us: sales@elastics.cloud



# COMPUTE + MEMORY

Architectures, Solutions, and Community VIRTUAL EVENT, APRIL 11-12, 2023



## Please take a moment to rate this session.

Your feedback is important to us.

Post-Summit, visit <u>www.snia.org/cms-summit</u> for additional content.